Power efficient semi-automatic instruction encoding for application specific instruction set processors
نویسندگان
چکیده
A novel design methodology for the implementation of control units for application specific instruction set processors (ASIPS) is described. This methodology uses automatic instruction encoding and semi-automatic generation of the hardware instruction decoder to speed up the ASIP design. Significant power savings due to optimized instruction encoding are achieved. Results for ICORE (ISS-Core), which is an ASIP for digital video broadcasting algorithms of Infineon Technologies, demonstrate the efficiency and applicability of this approach.
منابع مشابه
Automatic Instruction Set Design Through Efficient Instruction Encoding for Application-Specific Processors
Application-specific instructions can significantly improve the performance, energy-efficiency, and code size of configurable processors. While generating new instructions from application-specific operation patterns has been a common way to improve the instruction set (IS) of a configurable processor, automating the design of IS’s for given applications poses new challenges. This IS synthesis ...
متن کاملPower-efficient Instruction Encoding Optimization for Various Architecture Classes
A huge application domain, in particular, wireless and handheld devices strongly requires flexible and powerefficient hardware with high performance. This can only be achieved with Application Specific Instruction-Set Processors (ASIPs). A key problem is to determine the instruction encoding of the processors for achieving minimum power consumption in the instruction bus and in the instruction ...
متن کاملIncreasing the Power Efficiency of Application Specific Instruction Set Processors Using Datapath Optimization
Application specific instruction set processors (ASIPs) can be optimized both for speed and power taking advantage of the flexibility of a synthesized semi-custom implementation. The current case study evaluates the effect of datapath and instruction set optimization using two examples from terrestrial digital video broadcasting (DVB-T) acquisition and tracking algorithms. Starting from a conve...
متن کاملAutomatic Design of VLIW and EPIC Instruction Formats
instruction format design, template design, instruction-set architecture, abstract ISA, concrete ISA, VLIW processors, EPIC processors, HPL-PD architecture, instruction encoding, bit allocation, affinity allocation, applicationspecific processors, design space exploration Very long instruction word (VLIW), and in its generalization, explicitly parallel instruction computing (EPIC) architectures...
متن کاملCompiler-in-loop Architecture Exploration for Efficient Application Specific Embedded Processor Design
Retargetable C compilers are key tools for efficient architecture exploration for embedded processors. In this paper we describe a novel approach to retargetable compilation based on LISA, an industrial processor modeling language for efficient application-specific instruction set processor (ASIP) design. In order to circumvent the well-known trade-off between flexibility and code quality in re...
متن کامل